Skip to content

Releases: FPGAwars/apio-examples

0.1.0

26 Nov 18:53
9c0ab27
Compare
Choose a tag to compare

What's Changed

New Contributors

Full Changelog: 0.0.36...0.1.0

0.0.36

18 Mar 10:36
Compare
Choose a tag to compare

What's Changed

  • All the examples has been updated to work with apio 0.0.9 or higher (The top-level module should now be included in the apio.ini file. If not, the top module main is used) (@Obijuan)
  • Added an upduino31 RGB blinky example. by @zapta in #21
  • Added a PLL example for the upduino 3.1. by @zapta in #22
  • Added an Upduino 3.1 example that demonstrates automatic testing with 'apio test'. by @zapta in #23

New Contributors

  • @zapta made their first contribution in #21

Full Changelog: 0.0.35...0.0.36

0.0.35

13 Oct 08:28
Compare
Choose a tag to compare

What's Changed

  • Alhambra-II board examples:

    • Removed all the "unmatched constraint" warnings
    • Examples tested with the latest 0.0.9 oss-cad-suite. They all work ok!
  • update examples with Alchitry-Cu Blinky by @mrholderfield in #20

New Contributors

Full Changelog: 0.0.34...0.0.35

0.0.34

23 Jun 15:30
Compare
Choose a tag to compare

Ledon and Blinky examples for the ColorLight-5A-75B v8.0

0.0.33

28 Apr 17:46
Compare
Choose a tag to compare
  • iceWertx board:
    • ledon example (with testbench for simulation)
    • Blinky

0.0.32

28 Apr 09:40
Compare
Choose a tag to compare
  • Radiona ULX3S-12F:
    • ledon example with testbench for simulation added

0.0.31

28 Apr 06:00
Compare
Choose a tag to compare
  • Alhambra II:
    • ledon example: Added a testbench for simulation

0.0.30

17 Jul 08:10
Compare
Choose a tag to compare

More examples for the ColorLight-5A-75E-V71_FT2232H board, thanks to @benitoss (Fernando Mosquera)

  • Ledon update to negative logic
  • Blinky example added

0.0.29

15 Jul 09:42
Compare
Choose a tag to compare

Hello world example (turning on a led) for the ColorLight-5A-75E-V71_FT2232H board

0.0.28

27 Nov 09:25
9edde7e
Compare
Choose a tag to compare
  • Examples for the TinyFPGA Bx both in verilog and VHDL. Thanks to @bl0x