-
Notifications
You must be signed in to change notification settings - Fork 2.5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Fdt x86 arm64 #6458
base: master
Are you sure you want to change the base?
Fdt x86 arm64 #6458
Commits on Oct 17, 2024
-
UefiPayloadPkg: Add AARCH64 support
Add fundamental AARCH64 architecture FIT image support, introduce new dsc and fdf files for AARCH64 architecture, and introduce new PCD: PcdUseUniversalPayloadSerialPort to indicate which serial port component is used due to some serial port parameters are fixed for ARM SoC and Platform. Use following command to build AARCH64 UPL FIT image: " export GCC5_AARCH64_PREFIX=aarch64-linux-gnu- python UefiPayloadPkg/UniversalPayloadBuild.py -a AARCH64 -t GCC5 -b DEBUG -c UefiPayloadPkg/UefiPayloadPkg_aarch64.dsc --Fit " Signed-off-by: Amos Bu <amos.bu@newfw.com> Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for 5db4bf6 - Browse repository at this point
Copy the full SHA 5db4bf6View commit details
Commits on Oct 23, 2024
-
UefiPayloadPkg: Parse Serial and Graphic if no pci-rb info provided
Serial port and Graphic device nodes will be parsed only when 'pci-rb' node is compatible to 'pci-rb' type in current logic, this logic limits bootloader to provide informations of all Host PCI Root Bridges. However, PciHostBridgeLib library in UefiPayloadPkg provides support to scan Host PCI Root Bridges dynamically. Bootloader can utilizes Root Bridges scanning feature, and provides Serial Port and Graphic device information in a 'pci-rb' node without providing informations about all Host PCI Root Bridges. Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com> refine gaphic and serial
Configuration menu - View commit details
-
Copy full SHA for 0955e0d - Browse repository at this point
Copy the full SHA 0955e0dView commit details -
UefiPayloadPkg: Add more options for graphic node
Add Red/Green/Blue mask and pixelsperscanline properties parse when constructing GraphicInfo HoB, these properties are required during flash Framebuffer data to Graphic device. Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for 3570b74 - Browse repository at this point
Copy the full SHA 3570b74View commit details -
UefiPayloadPkg: Add ARM64 support on FdtParserLib
Add ARM64 support on FdtParserLib when FDT is enabled. Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for 859762b - Browse repository at this point
Copy the full SHA 859762bView commit details
Commits on Nov 20, 2024
-
Configuration menu - View commit details
-
Copy full SHA for b9591f5 - Browse repository at this point
Copy the full SHA b9591f5View commit details -
Configuration menu - View commit details
-
Copy full SHA for 168c6d5 - Browse repository at this point
Copy the full SHA 168c6d5View commit details
Commits on Nov 22, 2024
-
UefiPayloadPkg: Update FDT parser logic for unaligned data access
If unaligned check has been enabled in ARM64 platform, FDT parser might dereference unaligned address to get 64-bit data. Use unaligned data read to avoid triggering unaligned data access Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for 8978532 - Browse repository at this point
Copy the full SHA 8978532View commit details -
UefiPayloadPkg: Update ReadUnaligned64 in ACPI parsing
According to ACPI Specification, 64 bit physical address of the XSDT provides indentical functionality to the RSDT but accommodates phiscal address of description headers that are larger than 32 bits. In this case physical address of XSDT table is 64 bit aligned, however size of ACPI description tabled header is not 64 bit alinged. It leads to the entry of other description headers are not 64 bit aligned. In ARM64 architecture, deference not 64 bit aligned address to get 64 bit data will trigger unaligned data access fault. Use ReadUnaligned64 method to fix this unaligned data access issue. Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for 70d418c - Browse repository at this point
Copy the full SHA 70d418cView commit details -
ARM64 CpuDxe takes charge of constructing Translation tables with memory map information provided by bootloader, and enabling MMU, set correct EOIMode to adapt ARM GiC V3 implementation. Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for 254ac8c - Browse repository at this point
Copy the full SHA 254ac8cView commit details -
REVERT ME: Add message to trace NVME disable controller status
SR-IOV is enabled for NVME device, it is impossible to disable controller for the first node, so we need to wait till timeout. During this timeout period, prompt message to indicate status. Signed-off-by: Ajan Zhong <ajan.zhong@newfw.com>
Configuration menu - View commit details
-
Copy full SHA for c44f27b - Browse repository at this point
Copy the full SHA c44f27bView commit details -
Configuration menu - View commit details
-
Copy full SHA for 52932f3 - Browse repository at this point
Copy the full SHA 52932f3View commit details -
Configuration menu - View commit details
-
Copy full SHA for 10a1fca - Browse repository at this point
Copy the full SHA 10a1fcaView commit details