Popular repositories Loading
-
4-bit-Full-Adder-using-Verilog-HDL
4-bit-Full-Adder-using-Verilog-HDL PublicVerilog code and testbench for 4-bit full adder
Verilog 1
-
FSM-Sequence-Detector-using-Verilog
FSM-Sequence-Detector-using-Verilog PublicFSM: Sequence Detector using Verilog HDL
Verilog 1
-
-
Simulation-based-Room-security-and-Automation-system-using-Multisim
Simulation-based-Room-security-and-Automation-system-using-Multisim PublicA room features a 5-digit binary lock. A correct pin unlocks the door. Inside, a motion detector activates the light and air conditioner (if the temperature is high). After three incorrect pin atte…
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.