SDR-HLS is a Master Thesis focused on the implementation and optimization of Software-defined radio using Amaranth High Level Synthesis.
-
Updated
Oct 31, 2024 - Verilog
SDR-HLS is a Master Thesis focused on the implementation and optimization of Software-defined radio using Amaranth High Level Synthesis.
Add a description, image, and links to the high-level-sy topic page so that developers can more easily learn about it.
To associate your repository with the high-level-sy topic, visit your repo's landing page and select "manage topics."