Skip to content

Releases: raulgilabert/SISA-Custom-Instruction-Assembler

Bug fixes with negative offset on memory instructions

26 Jul 10:56
@raulgilabert raulgilabert
v0.0.2
87c0ee9
Compare
Choose a tag to compare
Bug fixes with negative offset on memory instructions Pre-release
Pre-release

Bug fixes:

  • Error raised when trying to preprocess a memory instruction with negative offset

Some other fixes:

  • Deleted extra new lines on translated .S
Assets 2
Loading

Basic custom instruction for SISA SIMD ampliation PEC 2024

26 Jul 11:29
@raulgilabert raulgilabert
v0.0.1
cc97b2d
This commit was created on GitHub.com and signed with GitHub’s verified signature.
GPG key ID: B5690EEEBB952194
Learn about vigilant mode.
Compare
Choose a tag to compare
Basic custom instruction for SISA SIMD ampliation PEC 2024 Pre-release
Pre-release

Support for SIMD instructions of https://github.com/raulgilabert/ampliacio-PEC

  • MVRV
  • MVVR
  • ADDV
  • SUBV
  • SHAV
  • SHLV
  • MULV
  • MULHV
  • MULHUV
  • STV
  • LDV
Assets 2
Loading