Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
CI/modules-zstd: Add calls to verilog simulation targets
Signed-off-by: Pawel Czarnecki <pczarnecki@antmicro.com>
- Loading branch information