Skip to content

Commit

Permalink
CI/modules-zstd: Add calls to verilog simulation targets
Browse files Browse the repository at this point in the history
Signed-off-by: Pawel Czarnecki <pczarnecki@antmicro.com>
  • Loading branch information
lpawelcz committed Oct 9, 2024
1 parent cccb383 commit 9e77432
Showing 1 changed file with 10 additions and 0 deletions.
10 changes: 10 additions & 0 deletions .github/workflows/modules-zstd.yml
Original file line number Diff line number Diff line change
Expand Up @@ -75,6 +75,16 @@ jobs:
bazel run -c opt $target -- --logtostderr;
done
- name: Build and run verilog simulation of the ZSTD module components (opt)
if: ${{ !cancelled() }}
run: |
for target in $(bazel query 'filter(".*_cocotb_test$", kind(rule, //xls/modules/zstd/...))');
do
echo "running $target";
bazel run -c opt $target;
find sim_build ! -name "*.fst" -type f -exec rm -f {} +;
done
- name: Build ZSTD place and route targets (opt)
if: ${{ !cancelled() }}
run: |
Expand Down

0 comments on commit 9e77432

Please sign in to comment.