Skip to content
View baselkelziye's full-sized avatar
  • Kahramanmaraş, Türkiye

Block or report baselkelziye

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. YTU_Bilgisayar_Muhendisligi_Arsiv YTU_Bilgisayar_Muhendisligi_Arsiv Public

    Yıldız Teknik Üniversitesi Bilgisayar Mühendisliği Bölüme Lisans ve Yüksek Lisansa Dair Genel Bilgiler, Ders Notları, Ders slaytları, Örnek Proje. Burada Staj, Erasmus, Yaz Okulu, KOOP gibi Kavraml…

    Jupyter Notebook 239 34

  2. riskbes_ytu riskbes_ytu Public

    2023-2024 Eğitim Yılı Sayısal İşlemci Tasarım yarışmasında tasarladığımız işlemci

    Verilog 4

  3. PCIe_Scrambler PCIe_Scrambler Public

    PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambling rules. Implemented in Verilog, Suitable for PIPE, Suppor…

    Verilog 13

  4. PNR-CoreV1 PNR-CoreV1 Public

    RV32I 5 Staged Pipelined Core written in Verilog, The core supports Data Forwarding, Load Stall, Load-Store Forwarding and 2 bit Bimodal Branch Predictor

    Verilog 2