amir78729 / Logical-Circuits-Course-Final-Project Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

My Logical Circuits course Final Project - Fall98(2019) - VERILOG

1 star 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 10 Commits
phase1		phase1
phase2		phase2
README.md		README.md

Repository files navigation

Logical Circuits course - final project 💻

Computer Eng. Dept., Amirkabir University of Tech.

👥Collaborators

📝Assignments

click here!

About

My Logical Circuits course Final Project - Fall98(2019) - VERILOG

verilog logical-circuits

Report repository

Languages