Reverse engineering of the SONY PlayStation CPU.
-
Updated
Oct 9, 2023 - C++
#
standard-cells
Here are 15 public repositories matching this topic...
7 track standard cells for GF180MCU provided by GlobalFoundries.
-
Updated
Dec 1, 2022 - Verilog
9 track standard cells for GF180MCU provided by GlobalFoundries.
-
Updated
Dec 5, 2022 - Verilog
"High density" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Feb 22, 2023 - Verilog
Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
-
Updated
Apr 30, 2024 - C++
"High density, low leakage" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
"Low speed" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
Standard cells for SKY90FD provided by SkyWater.
-
Updated
Jul 28, 2022
"High speed" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
"Medium speed" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
"Low power" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
"High voltage" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
Python-based electronic design automation (EDA) tool for characterizing digital standard cells designed in SKY130 PDK. The characterization process is based in the Synopsys Liberty User Guides and Reference Manual Suite - Version 2017.06
-
Updated
Jan 10, 2024 - Python
A 12-track height standard cell library built in SKY130 PDK. The cells were designed using Magic VLSI Layout Tool and characterized using Digital Standard Cell Characterizer (DSCC).
-
Updated
Dec 7, 2023 - Python
Improve this page
Add a description, image, and links to the standard-cells topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the standard-cells topic, visit your repo's landing page and select "manage topics."