This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) implemented in 45nm CMOS technology.
-
Updated
Nov 13, 2024
This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) implemented in 45nm CMOS technology.
Add a description, image, and links to the sar-logic topic page so that developers can more easily learn about it.
To associate your repository with the sar-logic topic, visit your repo's landing page and select "manage topics."