Skip to content

Latest commit

 

History

History
15 lines (11 loc) · 881 Bytes

readme.md

File metadata and controls

15 lines (11 loc) · 881 Bytes
Raw

All digital SAR ADC

The purpose of this project is to use digital standard cells to implement analog functions. This opens the door for realizing the layout of these analog functions using digital Place and Route (PnR) tools. The repo contains:

  • A digital standard cells based clocked analog comparator for Sky130A process (ACMP).
  • A 8-bit SAR ADC built around ACMP and VSD POTENTIOMETRIC DAC

All digital Analog Comparator (ACMP)

Analog comparator using digital standard cells for SKY130A process similar to the design outlined by 1.

8-bit Successive Approximation Register (SAR) ADC

sar

References

  1. Li, X., Zhou, T., Ji, Y. et al. A 0.35 V-to-1.0 V synthesizable rail-to-rail dynamic voltage comparator based OAI&AOI logic. Analog Integr Circ Sig Process 104, 351–357 (2020)