forked from LittleWhite-tb/ftalat
-
Notifications
You must be signed in to change notification settings - Fork 0
/
rdtsc.h
72 lines (63 loc) · 2.48 KB
/
rdtsc.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
/*
* ftalat - Frequency Transition Latency Estimator
* Copyright (C) 2013 Universite de Versailles
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef _RDTSC_H_
#define _RDTSC_H_
// Define rdtscll for x86_64 arch
#ifdef __x86_64__
#define warmup_cpuid()\
do {\
unsigned int cycles_low, cycles_high;\
asm volatile ("CPUID\n\t"\
"RDTSC\n\t"\
"mov %%edx, %0\n\t"\
"mov %%eax, %1\n\t": "=r" (cycles_high), "=r" (cycles_low):: "%rax", "%rbx", "%rcx", "%rdx");\
asm volatile("RDTSCP\n\t"\
"mov %%edx, %0\n\t"\
"mov %%eax, %1\n\t"\
"CPUID\n\t": "=r" (cycles_high), "=r" (cycles_low):: "%rax", "%rbx", "%rcx", "%rdx");\
asm volatile ("CPUID\n\t"\
"RDTSC\n\t"\
"mov %%edx, %0\n\t"\
"mov %%eax, %1\n\t": "=r" (cycles_high), "=r" (cycles_low):: "%rax", "%rbx", "%rcx", "%rdx");\
asm volatile("RDTSCP\n\t"\
"mov %%edx, %0\n\t"\
"mov %%eax, %1\n\t"\
"CPUID\n\t": "=r" (cycles_high), "=r" (cycles_low):: "%rax", "%rbx", "%rcx", "%rdx");\
} while(0)
#define sync_rdtsc1(val) \
do {\
unsigned int cycles_low, cycles_high;\
asm volatile ("CPUID\n\t"\
"RDTSC\n\t"\
"mov %%edx, %0\n\t"\
"mov %%eax, %1\n\t": "=r" (cycles_high), "=r" (cycles_low):: "%rax", "%rbx", "%rcx", "%rdx"); \
(val) = ((unsigned long) cycles_low) | (((unsigned long) cycles_high) << 32);\
} while (0)
#define sync_rdtsc2(val) \
do {\
unsigned int cycles_low, cycles_high;\
asm volatile("RDTSCP\n\t"\
"mov %%edx, %0\n\t"\
"mov %%eax, %1\n\t"\
"CPUID\n\t": "=r" (cycles_high), "=r" (cycles_low):: "%rax", "%rbx", "%rcx", "%rdx");\
(val) = ((unsigned long) cycles_low) | (((unsigned long) cycles_high) << 32);\
} while (0)
#else
#error "Precise time stamp counter reading not implemented for this architecture"
#endif
#endif