Skip to content

Latest commit

 

History

History
19 lines (12 loc) · 381 Bytes

README.rst

File metadata and controls

19 lines (12 loc) · 381 Bytes

LimeSDR Gateware

This project focuses on the development and customization of FPGA gateware for LimeSDR boards using the LiteX framework.

Available branches

  • master - most recent stable and tested work
  • develop - ongoing development

Documentation

More details can be found in: