Skip to content

Latest commit

 

History

History
1 lines (1 loc) · 95 Bytes

README.md

File metadata and controls

1 lines (1 loc) · 95 Bytes

VHDL code for parallel to serial converter in two versions, mux based and shift register based