You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This project implements the Advanced Encryption Standard (AES) using Verilog. It supports AES-128, AES-192, and AES-256 bit encryption and decryption, optimized for FPGA implementation.