- RV32I Zicsr ISA
- Single-core single-cycle CPU
- Interruption subsystem
- Load-Store Unit (LSU)
- Control and Status Registers unit (CSR)
- Peripheral device support
-
Notifications
You must be signed in to change notification settings - Fork 0
Shuregg/riscv-simple-cpu
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Creating a risc-v processor
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published