Skip to content
@NYU-MLDA

NYU Machine-Learning guided Design Automation (MLDA)

Machine-learning aided Chip design

Pinned Loading

  1. OpenABC OpenABC Public

    OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.

    Verilog 115 19

  2. ABC-RL ABC-RL Public

    This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.

    Verilog 3 1

  3. robust-pnr-time robust-pnr-time Public

    Implementation of ASPDAC 2021 paper: "Read your circuit: Leveraging word embedding to guide logic optimization"

    Verilog 5 2

  4. ALMOST ALMOST Public

    ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning

    Verilog 2

Repositories

Showing 10 of 11 repositories
  • OpenABC Public

    OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.

    NYU-MLDA/OpenABC’s past year of commit activity
    Verilog 115 BSD-3-Clause 19 6 0 Updated Oct 10, 2024
  • ASCENT Public

    Side-channel aware RL-guided Logic Synthesis

    NYU-MLDA/ASCENT’s past year of commit activity
    Jupyter Notebook 0 BSD-3-Clause 0 0 0 Updated Jul 14, 2024
  • ALMOST Public

    ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning

    NYU-MLDA/ALMOST’s past year of commit activity
    Verilog 2 0 0 0 Updated May 13, 2024
  • ABC-RL Public

    This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.

    NYU-MLDA/ABC-RL’s past year of commit activity
    Verilog 3 GPL-3.0 1 2 0 Updated May 10, 2024
  • RTL_dataset Public

    Extract leaf level RTL modules from OpenROAD and collect PPA numbers generated by Yosys

    NYU-MLDA/RTL_dataset’s past year of commit activity
    Verilog 1 BSD-3-Clause 0 0 0 Updated Feb 28, 2024
  • awesome-ml4co Public Forked from Thinklab-SJTU/awesome-ml4co

    Awesome machine learning for combinatorial optimization papers.

    NYU-MLDA/awesome-ml4co’s past year of commit activity
    Python 1 202 0 0 Updated Sep 5, 2023
  • explainable-ai-ic-testing Public
    NYU-MLDA/explainable-ai-ic-testing’s past year of commit activity
    0 0 0 0 Updated May 16, 2022
  • DIG Public Forked from divelab/DIG

    A library for graph deep learning research

    NYU-MLDA/DIG’s past year of commit activity
    Python 0 GPL-3.0 286 0 0 Updated Mar 15, 2022
  • muzero-general Public Forked from werner-duvaud/muzero-general

    MuZero

    NYU-MLDA/muzero-general’s past year of commit activity
    Python 0 MIT 613 0 0 Updated Mar 12, 2022
  • robust-pnr-time Public

    Implementation of ASPDAC 2021 paper: "Read your circuit: Leveraging word embedding to guide logic optimization"

    NYU-MLDA/robust-pnr-time’s past year of commit activity
    Verilog 5 BSD-3-Clause 2 0 0 Updated Mar 30, 2021
View all repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…